Effect of Data Sharing on Private Cache Design in Chip Multiprocessors by Yavits, Leonid et al.
  
Effect of Data Sharing on Private Cache Design in 
Chip Multiprocessors  
Leonid Yavits, Amir Morad, Ran Ginosar 
 
Abstract—In multithreaded applications with high degree of data sharing, the miss rate of private cache is shown to exhibit a 
compulsory miss component. It manifests because at least some of the shared data originates from other cores and can only be 
accessed in a shared cache. The compulsory component does not change with the private cache size, causing its miss rate to 
diminish slower as the cache size grows. As a result, the peak performance of a Chip Multiprocessor (CMP) for workloads with 
high degree of data sharing is achieved with a smaller private cache, compared to workloads with no data sharing. The CMP 
performance can be improved by reassigning some of the constrained area or power resource from private cache to core. 
Alternatively, the area or power budget of a CMP can be reduced without a performance hit. 
Index Terms — Chip Multiprocessor, Cache Hierarchy, Analytical Performance Models, Multithreaded Data Sharing  
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1 INTRODUCTION
ne of the key features of parallelizable or multi-
threaded applications affecting the Chip Multipro-
cessor (CMP) performance is data sharing. It allows 
the cached data of one parallel program branch or thread 
to be used by other threads without the latter suffering 
additional off-chip DRAM access, thereby reducing the 
off-chip bandwidth demand. However, data sharing also 
requires physical transfer of large amounts of data among 
processing cores and throughout cache hierarchies, effec-
tively reducing the overall CMP performance and increas-
ing its power consumption  [10] [15]. 
It has been established that data sharing among paral-
lel threads of a parallelizable program affect the miss rate 
of an on-chip cache  [3] [4] [15]. However, prior research in 
this field focuses on the effect of data sharing on the last 
level shared cache. Moreover, majority of the existing 
works assume a private 𝐿1 cache of constant size, access 
time and miss rate, and do not address the effects of data 
sharing on 𝐿1 miss rate and size. 
Our work follows the research of Krishna et al.  [3] that 
studies the effect of data sharing on miss rate and size of 
the shared cache. Our work is different from  [3] in that it 
focuses on the effect of data sharing on private cache.  
We develop an analytical performance model that cap-
tures the relationship between the miss rate of the private 
cache, the cache size, and the degree of data sharing. Our 
modeling relies on the power law behavior of the data re-
referencing rate  [2], which is the foundation of the well-
known √2 rule.  
Our study, supported by cycle-accurate simulation, 
shows that while data sharing leads to miss rate reduction 
in the shared cache by increasing its effective size, it has 
an opposite effect on the private cache: with higher de-
gree of data sharing, the impact of the private cache size 
on its miss rate seems to lessen. This happens because 
with higher degree of data sharing, the probability of the 
shared data to be found in the private cache of a given 
core decreases. One implication of this effect is a limited 
improvement of the overall cache performance when the 
private cache grows beyond a certain size. Consequently, 
in a constrained resource scenario, the CMP performance 
can be improved by shifting the resource (power, area) 
from cache to core.    
In this work, we assume that a private cache has a sin-
gle hierarchy level 𝐿1. However the outcome of our re-
search does not change if the private cache has more than 
one hierarchy level.  
The rest of this paper is organized as follows. Section  2 
describes the simulation methodology and results. Sec-
tion  3 presents the analytical model of CMP performance 
under data sharing. Section  4 offers conclusions.  
2 SIMULATION 
In this section, we present the simulation methodology 
followed by simulation results. 
2.1 Methodology 
Our research platform is based on the GEM5 simula-
tor  [11]. We simulate a CMP comprising 𝑛 identical pro-
cessing cores (𝑛 is typically 12), each equipped with a 
private 𝐿1 data cache, and a last level 𝐿2 shared data 
cache. We use a single core CPU, equipped with a 𝐿1 data 
cache of the same size, and a last level 𝐿2 data cache of the 
size scaled down by 𝑛 as a baseline. 
We simulate a number of workloads form the PARSEC 
2.1 suite  [5], selected by the data sharing and exchange 
degree (Table 1 in  [5]). As we discovered during the simu-
lation, the degree of data sharing in PARSEC 2.1 work-
loads is marginally sufficient to significantly affect the 
miss rate of a private 𝐿1 cache. To better demonstrate the 
effect of data sharing, we also simulate a large scale FFT 
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workload  [16].  
 We run each benchmark in 𝑛-threaded mode and cre-
ate checkpoints at the start of the main work loop. Each 
simulation is run for 1 billion instructions or till the end of 
the parallel section, whichever happens sooner. For every 
benchmark, and every configuration we vary the 𝐿1 size 
from 4KB through 128KB.  
We analyze the effect of data sharing on 𝐿1 miss rate 
by comparing the average 𝐿1 miss rate in a 𝑛 core CMP 
vs. the 𝐿1 miss rate in a single core CPU. If the data shar-
ing is not significant enough, the miss rate behavior as a 
function of cache size should follow a similar pattern in 
both configurations. However, if there is a significant data 
sharing, the probability of the referenced data to be found 
in a local 𝐿1 diminishes. Hence, the compulsory miss 
component unaffected by the cache size becomes more 
significant, so that the resulting miss rate of a private 
cache experiences a slower descent or even saturates with 
the growing cache size.  
2.2 Results 
Fig. 1 presents the average miss rate of private 𝐿1 cach-
es of the 𝑛 core CMP (𝑛=12) as a function of their size for 
a number of PARSEC workloads (blackscholes, dedup 
and ferret) and a 225-point FFT. For comparison, Fig. 1 
also shows the miss rate of a private 𝐿1 cache of a single 
core CPU. The PARSEC workloads have been selected 
based on the degree of their data sharing and exchange. 
Blackscholes is an embarrassingly parallel workload with 
virtually zero data sharing and exchange. Dedup and 
ferret are on the higher end of the data sharing scale of 
the PARSEC 2.1 workloads  [5]. FFT has the highest de-
gree of data sharing among the simulated workloads.     
 
 
Fig. 1. 𝐿1 Miss Rate vs. Cache Size: (a) Blackscholes, (b) Dedup, (c) Ferret, 
(d) FFT 
 
For blackscholes, the average 𝐿1 miss rate of the 𝑛 core 
CMP is very close to the 𝐿1 miss rate of a single core CPU, 
exhibiting similar trend of diminishing with the cache 
size. For ferret and dedup, the average 𝐿1 miss rate of the 
𝑛 core CMP diminishes slower as 𝐿1 size grows, and satu-
rates slightly above the 𝐿1 miss rate of the single core 
CPU. For FFT, the average 𝐿1 miss rate of the 𝑛 core CMP 
exhibits much slower descent and saturates at a higher 
level than the 𝐿1 miss rate of the single core CPU. 
The reason for the difference in 𝐿1 miss rate behavior is 
the use of the shared data. Blackscholes uses virtually no 
shared data, hence its cache misses are of capacity and 
conflict nature. Dedup and ferret both have a higher de-
gree of data sharing, which means that some of the data 
required by a certain core is originated from other cores. 
Therefore such data can only be found in the shared 𝐿2 
cache. This adds a compulsory component to the 𝐿1 miss 
rate. Such compulsory component does not depend on 
the cache size (the 𝐿1 is to miss regardless of its size if the 
referenced data is sourced from elsewhere). Therefore the 
descent of the 𝐿1 miss rate with growing size is slower. 
This effect is even more predominant in FFT.    
3 ANALYTICAL MODEL FOR CMP PERFORMANCE  
In this section we present an analytical model of a pri-
vate cache miss rate affected by data sharing, and extend 
a CMP performance model to include the impact of such 
data sharing. 
3.1 Private Cache Miss Rate Model 
Our 𝐿1 miss rate is based on the well-known √2 
rule  [2]: 
𝑚1 =  𝜇 √𝐴1 α⁄⁄ ; (1) 
where 𝜇 and α are the miss rate and size of a baseline 
cache and 𝐴1 is the 𝐿1 cache size. Hence, we assume that 
the rate of data (private as well as shared) re-referencing 
in 𝐿1 follows the power law  [2].  
To reflect the effect of data sharing on 𝐿1 miss rate, we 
modify the √2 rule by adding a compulsory miss rate 
component 𝜇𝑛, as follows: 
𝑚1 =  𝜇𝑛 + (1 − 𝜇𝑛)𝜇 √𝐴1 α⁄⁄ ; (2) 
where 𝜇𝑛 is the compulsory miss rate component. 
Fig. 2 compares the analytical models (1) and (2) to the 
simulation results for the FFT workload. Our model (2) 
seems to explain the 𝐿1 miss rate behavior in the presence 
of shared data. The model might be limited in not ac-
counting for all possible types of private and shared data, 
which may not follow the √2 rule. However we believe it 
provides a reasonable fit to the empiric results for a wide 
variety of workloads and 𝐿1 cache sizes.  
 
 
Fig. 2. 𝐿1 Miss Rate Model vs. Simulation: (a) without data sharing, (b) 
with data sharing 
  
 
The compulsory miss rate component does not depend 
on the 𝐿1 cache size, but it may depend on the number of 
cores 𝑛: with larger 𝑛, the probability of a shared variable 
to be sourced from a different core is higher; hence 𝜇𝑛 is 
also higher. 
3.2 Extending the CMP Performance Model 
We now present the analytical model that accounts for 
the effect of data sharing on CMP performance.  
We follow the methodology set by a variety of prior 
studies  [1] [3] [6] [8] [9] [14]. The Cycle per Instruction (CPI) 
of a single core reference CPU can be presented as fol-
lows  [14]: 
𝐶𝑃𝐼1 = 𝑔 ∙ 𝐶𝑃𝐼𝑀 + (1 − 𝑔) ∙ 𝐶𝑃𝐼𝐶  (3) 
where 𝑔 is the fraction of memory access instructions, 
assumed to be 0.2, 𝐶𝑃𝐼𝐶  is the average number of cycles 
per instruction for instructions that require no memory 
access, and 𝐶𝑃𝐼𝑀 is the average number of cycles per 
memory access.  
𝐶𝑃𝐼𝑀 can be presented as follows  [8]: 
𝐶𝑃𝐼𝑀 = (1 − 𝑚1)𝑑𝐿1 + 𝑚1(1 − 𝑚2)𝑑𝐿2 + 𝑚1𝑚2𝑑𝐷 (4) 
where 𝑚1 (defined in (2)) and 𝑚2 are the miss rates of 𝐿1 
and 𝐿2 respectively, 𝑑𝐿1 and 𝑑𝐿2 are the access times of 𝐿1 
and 𝐿2 respectively, and 𝑑𝐷 is the off-chip DRAM access 
time (including the interconnect queuing delay).   
The miss rate of the 𝐿2 can be written as follows  [2] [3]: 
𝑚2 = 𝐸𝑛𝑚1√
𝑛𝐴𝐿1
𝐴𝐿2
⁄  (5) 
where 𝐴𝐿1 and 𝐴𝐿2 are the areas of 𝐿1 and 𝐿2 respectively, 
and 𝐸𝑛 is the 𝐿2 data sharing impact factor  [3]. Cache ac-
cess times are defined as follows  [8]: 
 𝑑𝐿1 = 𝜏 ∙ (
𝐴𝐿1
α⁄ )
𝛽
; 𝑑𝐿2 = 𝑑𝑁𝑜𝐶 + 𝜏 ∙ (
𝐴𝐿2
α⁄ )
𝛽
 (6) 
where 𝜏 is the access time of a baseline cache and 𝛽 is a 
power law exponent, ≅0.4  [8]; 𝑑𝑁𝑜𝐶 is a Network on Chip 
(NoC) delay.   
𝐶𝑃𝐼𝐶  can be written as follows  [1]: 
𝐶𝑃𝐼𝐶 =
𝜒
√𝐴𝐶𝑃𝑈
 (7) 
where 𝜒 is the CPI of a baseline core, assumed to be 1, 
and 𝐴𝐶𝑃𝑈 is the area of the processing core. 
Since we simulate the parallel fraction of each work-
load, Amdahl’s parallelization factor 𝑓 is 1, and the per-
formance of a 𝑛 core CMP can be written as follows:  
𝐼𝑃𝐶𝐶𝑀𝑃 =
𝑛
𝐶𝑃𝐼1
 (8) 
We model under constrained area budget 𝐴, so that the 
following is always upheld: 
𝑛 ∙ (𝐴𝐿1 + 𝐴𝐶𝑃𝑈) + 𝐴𝐿2 = 𝐴 (9) 
Two additional constraint resources that we consider 
in our analysis are the power budget and off-chip 
memory bandwidth. The power constraint can be written 
as follows: 
𝑛 ∙ (𝑃𝐿1 + 𝑃𝐶𝑃𝑈) + 𝑃𝐿2 ≤ 𝑃𝑚𝑎𝑥  (10) 
where 𝑃𝐿1, 𝑃𝐿2 and 𝑃𝐶𝑃𝑈 are the power consumptions of 𝐿1 
cache, 𝐿2 cache and the processing core, respectively; 𝑃𝑚𝑎𝑥 
is the maximum power budget available to the CMP. The 
cache power scales as a square root of its area, while the 
core power scales proportionally to its area  [1]. For sim-
plicity, we do not consider the power consumption of the 
NoC although it could be quite significant (almost 30% of 
the chip’s power supply  [13]). 
The way to restrict the off-chip memory traffic is by 
limiting the rate of access to the off-chip DRAM 𝑀𝐷:   
𝑀𝐷 = 𝑚1𝑚2 ≤ 𝑀𝐷 𝑚𝑎𝑥 (11) 
where 𝑀𝐷 𝑚𝑎𝑥 is the maximum bandwidth capacity. 
  Fig. 3 presents the 𝐼𝑃𝐶𝐶𝑀𝑃 as a function of the area 
budget, with and without the data sharing (the latter one 
is calculated identically to the former one, while setting 
𝜇𝑛=0 in (2)). The workload with no data sharing achieves 
a higher performance than the workload with a high de-
gree of data sharing  [10] [15], because it requires much 
less time-consuming data traffic throughout the cache 
hierarchies. In both constrained budget scenarios (off-
chip bandwidth and power), the CMP performance 
𝐼𝑃𝐶𝐶𝑀𝑃 exhibits retrograde behavior, as the area over-
commitment leads to longer delays and higher power 
consumption  [10] [12] [15].  
 
Fig. 3. 𝐼𝑃𝐶𝐶𝑀𝑃 vs. Area budget under: (a) constrained off-chip B/W, (b) 
constrained power. 
 
One outcome of the performance analysis is that the 
optimal 𝐿1 area point is different for workloads with high 
degree of data sharing vs. those with no data sharing. 
This is demonstrated in Fig. 4, which presents the 𝐼𝑃𝐶𝐶𝑀𝑃 
as a function of 𝐿1 area 𝐴𝐿1. The function is discontinuous 
since for every 𝐴𝐿1 value, there are number of possible 𝐴𝐿2 
and 𝐴𝐶𝑃𝑈 values, leading to different performance figures. 
The maximum performance of a workload with no data 
sharing is reached at considerably higher 𝐴𝐿1 than that of 
a workload with a high degree of data sharing. The dif-
ference in optimal 𝐴𝐿1 reaches 80% for the constrained 
off-chip bandwidth scenario, and 40% for the constrained 
power budget scenario, respectively. This result confirms 
the notion that a significant portion of 𝐿1 area or power 
budget can be reallocated elsewhere in the presence of 
shared data.   
In scenarios modeled in this work, the area budget is 
fixed (9), hence 𝐿1 area has to be reallocated to either 𝐿2 or 
  
the processing core. It has been shown that data sharing 
also leads to a smaller 𝐿2  [3], hence core is the ultimate 
target. However, in power-constrained environment, in-
creasing the shared 𝐿2 is the least power-consuming op-
tion, hence the growing area budget is being assigned to 
𝐿2, with a retrograde effect on the CMP performance. 
When the off-chip bandwidth is the dominant constraint, 
the excess 𝐿1 area is divided between core (thus improv-
ing core performance) and 𝐿2 (decreasing the 𝐿2 miss rate 
and thus reducing the rate of off-chip DRAM access 𝑀𝐷). 
However, increasing the area budget beyond the optimal 
point leads to performance degradation in both scenarios. 
Practically, the area (and consequently the power con-
sumption) of a CMP should be limited by not increasing 
the 𝐿1 (as well as 𝐿2) area beyond the point of optimal 
performance.  
80% 40%
 
Fig. 4. 𝐼𝑃𝐶𝐶𝑀𝑃 vs. 𝐿1 area under: (a) constrained off-chip B/W, (b) con-
strained power. 
4 CONCLUSIONS 
Data sharing in parallelizable or multi-threaded work-
loads may become a source of CMP performance degra-
dation and excessive power consumption – because of the 
need to physically transfer large amounts of data among 
processing cores and throughout cache hierarchies. How-
ever if the effect of data sharing on cache miss rate is care-
fully quantified, such performance degradation can be 
limited. 
In this work we characterize the effect of data sharing 
in parallelizable workloads on miss rate of private cache 
and on overall performance of a CMP. We show that data 
sharing leads to a compulsory miss component in the 
miss rate of a private cache. Such compulsory miss com-
ponent does not decline with the cache size, thus putting 
a limitation on the private cache size’s impact on the 
overall CMP performance. We extend the CMP analytical 
performance model to incorporate the effects of data shar-
ing on miss rate of private cache. We show how the opti-
mal size of private cache decreases when the data sharing 
is introduced, while optimizing the CMP performance 
under constrained bandwidth and power resource.  
We find that high degree of data sharing can signifi-
cantly impact the optimal design points for CMP. In par-
ticular, we find that data sharing allows a significantly 
larger fraction of the area to be reallocated from private 
cache to core. Alternatively, the area and power budget of 
a CMP can be reduced without a performance hit.   
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